

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/746,565	12/21/2000	Nikolai Bock	08305/080001 / 99-27	1694
7	7590 10/21/2003		EXAMINER	
Thomas J. D'Amico DICKSTEIN SHAPIRO MORIN & OSHINSKY LLP			NGUYEN, LINH V	
2101 L STREET NW WASHINGTON, DC 20037-1526			ART UNIT	PAPER NUMBER
			2819	

DATE MAILED: 10/21/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)	7		
	•	09/746,565	BOCK ET AL.			
	Office Action Summary	Examiner	Art Unit			
	•	Linh V Nguyen	2819			
	The MAILING DATE of this communication app	<u> </u>				
Peri d f	, •					
THE   - Exte after - If the - If NC - Failu - Any I	ORTENED STATUTORY PERIOD FOR REPL' MAILING DATE OF THIS COMMUNICATION. nsions of time may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication. e period for reply specified above is less than thirty (30) days, a repl or period for reply is specified above, the maximum statutory period or to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may y within the statutory minimum of ti will apply and will expire SIX (6) Mo c, cause the application to become	a reply be timely filed  irty (30) days will be considered timely.  DNTHS from the mailing date of this communication.  ABANDONED (35 U.S.C. § 133).			
Status	Because to communication (a) filed on 00	A	·			
1)⊠	Responsive to communication(s) filed on <u>08</u>	<del>-</del>				
2a)☐	,—	nis action is non-final.	attors procesution as to the morita is			
3)	Since this application is in condition for allowated closed in accordance with the practice under					
Dispositi	ion of Claims					
•	Claim(s) <u>1 - 18, 20 - 53</u> is/are pending in the a	·				
	4a) Of the above claim(s) is/are withdra	wn from consideration.	·			
	Claim(s) is/are allowed.					
	Claim(s) <u>1 - 18, 20 - 53</u> is/are rejected.					
· · · · · · · · · · · · · · · · · · ·	Claim(s) is/are objected to.					
•—	Claim(s) are subject to restriction and/o	or election requirement.	•			
	ion Papers The specification is objected to by the Examine	NP.				
/—	The specification is objected to by the Examine The drawing(s) filed on <u>06 July 2001</u> is/are: a)[		ed to by the Evaminer			
10)[	Applicant may not request that any objection to th					
11)	The proposed drawing correction filed on	•	•			
,	If approved, corrected drawings are required in re	_				
12)	The oath or declaration is objected to by the Ex					
Priority (	under 35 U.S.C. §§ 119 and 120	•				
13)	Acknowledgment is made of a claim for foreign	n priority under 35 U.S.C	. § 119(a)-(d) or (f).			
a)	☐ All b)☐ Some * c)☐ None of:					
	1. Certified copies of the priority document	ts have been received.				
	2. Certified copies of the priority documents have been received in Application No					
* (	3. Copies of the certified copies of the prio application from the International Buse the attached detailed Office action for a list	ireau (PCT Rule 17.2(a))				
14) 🗌 A	Acknowledgment is made of a claim for domest	ic priority under 35 U.S.(	C. § 119(e) (to a provisional application	).		
	)  The translation of the foreign language pro	• •	·			
Attachmen	t(s)					
2) Notic	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449) Paper No(s) _	5) Notice	w Summary (PTO-413) Paper No(s)  Informal Patent Application (PTO-152)			

#### **DETAILED ACTION**

## Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 1-7, 10-18, 20-23, and 30-51, are rejected under 35 U.S.C. 102(b) as being anticipated by Boehl et al. U.S. Patent No. 5,654,708.

Regarding to claim 1, Fig. 1 and 2 of Boehl et al. disclose an A/D converter, comprising: a plurality of capacitors (10) and at least one comparator (12), arranged to form an analog to digital conversion of an analog input signal to a digital output signal; and a control circuit (11) controlling said capacitors to be used for both analog to digital conversion and for calibration (Col. 3 line 63 – Col. 5 line 24).

Regarding to claim 2 wherein said control circuit controls a level, which is supplied to said capacitors (Fig. 2 (Vss, Vdd, Vi, Vm).

Regarding to claim 3, the converter further comprising a plurality of level latches (18 – 31), storing levels associated with calibration, and connected to control respective levels applied to said capacitors (Col. 4 line 29 – Col. 5 line 24).

Art Unit: 2819

Regarding to claim 4, wherein said control circuit controls a level which is supplied to a bottom plate of each said capacitor, and wherein a top plate of each said capacitor is connected together to form a common line (Fig. 2).

Regarding to claim 5, the converter further comprising an image acquisition element, obtaining information indicative of a portion of an image, and producing an output indicative thereof, said an output being analog to digitally converted by said analog to digital converter (intended of use, since it has been held that a recitation with respect to the manner in which claim apparatus is intended to be employed does not differentiate the claimed apparatus from the prior art apparatus satisfying the claimed structural limitations. Ex parte Masham, 2 USPQ2d 1647 1987).

Regarding to claim 6 wherein said level supplied to a bottom plate of each said capacitors can be one of two different voltage levels or a ground level (Fig. 2).

Regarding to claim 7, wherein said level applied to a bottom plate of each capacitor can be a first voltage level which is double a value of said first voltage level (no metes and bounds for this claimed invention because a first voltage level is a double value of said the first voltage level does not clearly defined the limitation of claimed invention).

Regarding to claim 10, wherein said control circuit includes a latch, latching a level, which is supplied to a bottom plate of each of a plurality of capacitors (Fig. 2).

Regarding to claim 11, wherein said level can be one of ground or one of two voltage levels (Fig. 2).

Art Unit: 2819

Regarding to claim 12, wherein said level can be one of ground or a single voltage level (Fig.2).

Regarding to claim 13, the converter further comprising a plurality of level latches, respectively storing levels associated with calibration, and connected to control a level applied to said capacitors (Fig. 2).

Regarding to claims 14 and 15, Although Boehl et al. does not explicitly disclose wherein said level latches store a negative version of a calibration level. And wherein said negative version is a two's compliment. However it has been held that a recitation with respect to the manner in which claim apparatus in intended to be employed does not differentiate the claimed apparatus from a prior art apparatus satisfying the claim structural limitations. Ex parte Masham, 2 USPQ2d 1647 (1987).

Regarding to claim 16, Fig. 1 and 2 of Boehl et al. disclose an A/D converter comprising: a plurality of capacitors (Fig. 1[10]), each associated with a specified bit of the digital signal, and each having a top plate connected to a common line and a bottom plate (see Fig. 2), and a comparator (Fig. 1[12]), connected to receive said common line as an output of said capacitor at one input, and a signal at another input; and a plurality of value latches (18 – 33), each storing a value, and each associated with one of said plurality of capacitors, and changing a value applied to said bottom plate of said capacitor (see Fig. 2).

Regarding to claim 17, wherein said latches store either a one or a zero, and apply either a ground level or a reference level to said capacitor bottom plates depending on the value stored by said latches (Fig. 1 [13, 14]).

Art Unit: 2819

Regarding to claim 18, the converter further comprising a control circuit (Fig. 1 [11]), controlling said value latches to store a calibration value, and use said calibration value during converting (Col. 5 lines 19 – 24).

Regarding to claim 20, wherein said reference level includes two reference levels, one higher than the other (Fig. 2).

Regarding to claim 21, wherein said reference level includes a single reference level (Fig. 2).

Regarding to claim 22, the converter further comprising a switch, controlled by a level in said latch, and selectively providing either a ground level or a reference level to said capacitor (Fig. 2).

Regarding to claim 23, the converter further comprising an image sensing element, producing an output signal indicative of a portion of said image, said output signal being coupled to said plurality of capacitors and comparator to be A/D converted thereby (intended of use, since it has been held that a recitation with respect to the manner in which claim apparatus is intended to be employed does not differentiate the claimed apparatus from the prior art apparatus satisfying the claimed structural limitations. Ex parte Masham, 2 USPQ2d 1647 1987).

Regarding to claim 30, wherein said value latches are formed of CMOS (Col. 1 line 13).

Regarding to claim 31, wherein said value latches store a value calibration value (Fig. 1 [13], also see Col. 5 lines 19 - 24).

Art Unit: 2819

Regarding to claim 32, although Boehl et al. does not explicitly disclose wherein said level latches store a negative version of a calibration level, and wherein said negative version is a two's compliment. However it has been held that a recitation with respect to the manner in which claim apparatus in intended to be employed does not differentiate the claimed apparatus from a prior art apparatus satisfying the claim structural limitations. Ex parte Masham, 2 USPQ2d 1647 (1987).33.

Regarding claims 33 - 51, Fig. 1 and 2 of Boehl et al. as applied to claims 1 - 7, and 10 - 15. above, disclose every aspect of applicant's method claimed invention.

## Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 8, 9, 24 29, and 52 53, are rejected under 35 U.S.C. 103(a) as being unpatentable over Boehl et al. as applied to claims 1-7 and 10-14 above, and further in view of Yiannoulos U.S. Patent No. 5,982,318.
- Fig. 1 and 2 of Boehl et al. as applied to claim 1 above, disclose an CMOS A/D converter (Col. 1 line 13 14), comprising: a plurality of capacitors (10) and at least one comparator (12), arranged to form an analog to digital conversion of an analog input signal to a digital output signal; and a control circuit (11) controlling said capacitors to be used for both analog to digital conversion and for calibration (Col. 3 line 63 Col. 5 line

Art Unit: 2819

24) and further comprising a latch (Fig. 1 [13]), having a plurality of digital storage portions, each formed of CMOS, and each storing a value based on said calibrate, said values used for allowing said A/D converter to acquire signals (Col. 5 lines 19 – 24). However Boehl et al. does not explicitly disclose the analog-to-digital converter of his is using with an image acquisition element, formed using MOS formation technology, and having an MOS follower associated therewith and an MOS selection transistor associated therewith, said image acquisition element producing an output signal indicative thereof.

Yiannoulos disclose an active pixel sensor, comprising: a semiconductor substrate (Fig. 3) having a plurality of items formed thereon, said items including: an image acquisition element, formed using MOS formation technology, and having an MOS follower associated therewith and an MOS selection transistor associated therewith, said image acquisition element producing an output signal indicative thereof (Fig. 3 [10, 60, 70]); and an A/D converter element also formed using MOS formation technology, including a comparator (Fig. 3 [30]).

Yiannoulos et al. and Boehl et al. are analogous because both relating to analog-to-digital conversion. Therefore it would have been obvious to one having ordinary skill in the art at the time the invention was made to replacing the analog-to-digital converter of active pixel sensor of Yiannoulos et al. with the compensating analog-digital-converter of Boehl et al. for the purpose of recalibrating of each individual component of conversion process, which leads to a very precise analog-to-digital conversion over the entire range (Boehl et al. Col. 2 lines 7 - 17).

Art Unit: 2819

Regarding to claim 53, although Boehl et al. combined with Yiannoulos et al. as applied to claim 52 above does not explicitly disclose wherein the A/D converter is a successive approximation A/D converter. However A/D converter of Boehl et al. disclose every aspect of the A/D converter of claimed invention. Therefore the A/D converter of Boehl et al. must be a successive approximation A/D converter also.

Regarding to claim 8, Boehl et al. combined with Yiannoulos et al. as applied to claims 52 and 53 above further disclose wherein said image acquisition element is a MOS element (Yiannoulos et al. Fig. 3).

Regarding to claim 9, Boehl et al. combined with Yiannoulos et al. as applied to claims 52 and 53 above further disclose wherein said image acquisition element is one of a MOS photo diode or a MOS photo gate, and forms an active pixel sensor (Yiannoulos et al. Fig. 3[10]).

Regarding to claim 24, Boehl et al. combined with Yiannoulos et al. as applied to claims 52 and 53 above, further disclose wherein said image sensing element is an element formed in MOS (Yiannoulos et al. Fig. 3[10]).

Regarding to claim 25, Boehl et al. combined with Yiannoulos et al. as applied to claims 52 and 53 above further disclose wherein said image sensing element is an active pixel sensor, having a photoreceptor, a follower associated with said photoreceptor, and a selector which allows electronic selection, also associated with said photoreceptor (Yiannoulos et al. Fig. 3[10]).

Art Unit: 2819

Regarding to claim 26, Boehl et al. combined with Yiannoulos et al. as applied to claims 52 and 53 above further disclose wherein said image sensing element is one of a photo diode or a photo gate (Yiannoulos et al. Fig. 3[10]).

Regarding to claim 27, Boehl et al. combined with Yiannoulos et al. as applied to claims 52 and 53 above further disclose wherein said follower and said selector are each formed using CMOS (Yiannoulos et al. Fig. 3[10]).

Regarding to claim 28, Boehl et al. combined with Yiannoulos et al. as applied to claims 52 and 53 above further disclose wherein said value latches are each formed using CMOS (Yiannoulos et al. Fig. 3[10]).

Regarding to claim 29, Boehl et al. combined with Yiannoulos et al. as applied to claims 52 and 53 above further disclose wherein said value latches, said comparator and said capacitors, and a plurality of said image sensing elements, are each formed on a common substrate (See ABSTRACT for A/D converter semiconductor integrated circuit.

#### Contact Information

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Linh Van Nguyen whose telephone number is (703) 305-1934. The examiner can normally be reached from 8:30 – 5:00 Monday-Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mr. Michael Tokar can be reached at (703) 305-3493. The fax phone

Art Unit: 2819

numbers for the organization where this application or proceeding is assigned are (703) 308-7722 for regular communications and (703) 308-7722 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

LVN

October 8, 2003

Michael Tokar

Supervisory Patent Examiner

Technology Center 2800